True Process Variation Aware Optical Proximity Correction with Variational Lithography Modeling and Model Calibration∗
نویسندگان
چکیده
Variational Lithography Modeling and Model Calibration∗ Peng Yu, Sean X. Shi, and David Z. Pan Department of Electrical and Computer Engineering The University of Texas, Austin, TX 78712 Abstract Optical proximity correction (OPC) is one of the most widely used Resolution Enhancement Techniques (RET) in nanometer designs to improve subwavelength printability. Conventional model-based OPC assumes nominal process conditions without considering process variations because of the lack of variational lithography models. A simple method to improve OPC results under process variations is to sample multiple process conditions across the process window, which requires long runtime. We derive a variational lithography model (VLIM) which can simulate across the process window without much runtime overhead compared to the conventional lithography models. To match the model to experimental data, we demonstrate VLIM calibration method. The calibrated model has accuracy comparable to non-variational models, but it has the advantage of taking process variations into consideration. We introduce the variational edge placement error (V-EPE) metrics based on the model, a natural extension to the edge placement error (EPE) used in conventional OPC algorithms. A true process-variation aware OPC (PV-OPC) framework is proposed using the V-EPE metric. Due to the analytical nature of VLIM, our PV-OPC is only about 2-3× slower than the conventional OPC, but it explicitly considers the two main sources of process variations (exposure dose and focus variations) during OPC. Thus our post PV-OPC results are much more robust than the conventional OPC ones, in terms of both geometric printability and electrical characterization under process variations.
منابع مشابه
Laplacian eigenmaps- and Bayesian clustering-based layout pattern sampling and its applications to hotspot detection and optical proximity correction
Effective layout pattern sampling is a fundamental component for lithography process optimization, hotspot detection, and model calibration. Existing pattern sampling algorithms rely on either vector quantization or heuristic approaches. However, it is difficult to manage these methods due to the heavy demands of prior knowledge, such as high-dimensional layout features and manually tuned hypot...
متن کاملModel based mask process correction and verification for advanced process nodes
The extension of optical lithography at 193nm wavelength to the 32nm node and beyond drives advanced resolution enhancement techniques that impose even tighter tolerance requirements on wafer lithography and etch as well as on mask manufacturing. The presence of residual errors in photomasks and the limitations of capturing those in process models for the wafer lithography have triggered develo...
متن کاملAnalysis and Modeling of Photomask Near-Fields in Sub-wavelength Deep Ultraviolet Lithography with Optical Proximity Corrections
of the Dissertation Analysis and Modeling of Photomask Near-Fields in Sub-wavelength Deep Ultraviolet Lithography with Optical Proximity Corrections
متن کاملTowards nanoimprint lithography-aware layout design checking
Just as the simulation of photolithography has enabled resolution-enhancement through Optical Proximity Correction, the physical simulation of nanoimprint lithography is needed to guide the design of products that will use this process. We present an extremely fast method for simulating thermal nanoimprint lithography. The technique encapsulates the resist’s mechanical behavior using an analyti...
متن کاملSimulation of Lithography-caused Gate Length and Interconnect Linewidth Variational Impact on Circuit Performance in Nanoscale Semiconductor Manufacturing
As the critical dimension (CD) is scaled into nanometer dimensions, operating frequencies exceed a gigahertz, and more functional blocks are added into systems on chip (SoC), interconnect has become a bottleneck in achieving the system performance [1]. In addition, scaling increases the impact of systematic intra-die CD variation (gate and metal linewidth variations) and this variation interact...
متن کامل